ed44795511
shader: remaining decode and emitter fixes
...
Decode and SPIR-V emitter corrections this title's shaders need: image and
memory operand handling, scalar ALU forms, and the IR plumbing that goes with
them.
2026-08-31 23:41:38 +05:30
727e7d1930
shader: lower wave64 subgroup broadcast workgroup-wide
...
OpGroupNonUniformShuffle with Subgroup scope only reaches 32 lanes on this
hardware, but GCN wave64 code expects all 64. A decoupled-lookback prefix scan
broadcasts its ticket across the whole wave, so the subgroup-scoped lowering
silently read the wrong lane. Lower the broadcast across the workgroup instead.
DS_BPERMUTE and DS_SWIZZLE keep the raw subgroup id: they are defined on
independent 32-lane halves and must not be widened.
2026-08-31 23:40:09 +05:30
af8aecfdde
shader: remove recompiler error-string propagation
2026-08-31 05:31:41 +04:00
5bd447d2a2
shader: implement DS_BPERMUTE_B32
...
Co-authored-by: Techx3 <56268269+Techx3@users.noreply.github.com >
2026-08-29 19:23:19 +04:00
dca7ece2ca
shader: legalize 1D level-zero gathers
2026-08-29 13:32:20 +04:00
e738535294
graphics: add RDNA2 FLAT BDA buffer cache and faults
2026-08-27 03:45:41 +02:00
ffa69d48de
shader: remove second IR layer
2026-08-26 08:49:39 +02:00
bed19e5d8c
shader: preserve concurrent subword buffer stores
...
Co-authored-by: Senaxx <Senaxx@users.noreply.github.com >
2026-08-23 03:53:47 +02:00
9241fdc32a
shader: align float semantics with RDNA2 default mode
2026-08-22 03:16:45 +02:00
a2baaccc6e
shader: fix auxiliary position exports
2026-08-22 02:58:35 +02:00
5e64efce4f
graphics: support RDNA2 custom pixel interpolation
...
Co-authored-by: Senaxx <Senaxx@users.noreply.github.com >
2026-08-21 23:33:40 +02:00
bad6726f5e
Rewrite descriptor bindings and unify graphics push constants
2026-08-21 22:28:10 +02:00
49ea1680f8
graphics: use per-invocation shader masks
2026-08-21 08:03:22 +02:00
79443aa104
shader: decode compressed UNORM16 MRT exports
2026-08-21 05:23:09 +02:00
d0a4c908a1
shader: align address-memory buffer bindings
2026-08-21 03:32:49 +02:00
770bdb9571
shader: separate formatless storage from image atomics
...
Co-authored-by: shadowbeat070 <70843316+shadowbeat070@users.noreply.github.com >
Co-authored-by: Senaxx <Senaxx@users.noreply.github.com >
2026-08-21 03:32:49 +02:00
719e20d470
shader: support bit-packed image surfaces
2026-08-21 03:32:49 +02:00
129c64235f
graphics: implement RDNA2 D16 image packing
2026-08-21 03:32:48 +02:00
56a15c2036
Implement RDNA2 per-invocation scratch memory
2026-08-21 03:32:47 +02:00
85cf965d54
refactor(shader): centralize typed resource metadata
2026-08-21 03:32:47 +02:00
87166eed94
refactor(shader): reduce dispatcher state overhead
2026-08-21 03:32:47 +02:00
6e9f162bd4
refactor(shader): compact paired 64-bit lowering
2026-08-21 03:32:47 +02:00
c236ba713d
refactor(shader): preserve native wide shared operations
2026-08-21 03:32:47 +02:00
c9e942a972
refactor(shader): compact whole-quad mask lowering
2026-08-21 03:32:47 +02:00
5383972e96
refactor(shader): preserve native wide buffer operations
2026-08-21 03:32:47 +02:00
3ea2099245
refactor(shader): simplify buffer access emission
2026-08-21 03:32:47 +02:00
49145c1902
refactor(shader): emit structured phis natively
2026-08-21 03:32:47 +02:00
d34e30d892
refactor(shader): emit SPIR-V declarations on demand
2026-08-21 03:32:47 +02:00
e1bcc298a0
refactor(shader): remove register-state compatibility paths
2026-08-21 03:32:47 +02:00
7e42513faf
perf(shader): cache analysis ( #259 )
...
perf(shader): cache SPIR-V requirement analysis
Co-authored-by: nmzik <Nmzik@mail.ru >
2026-08-19 00:50:13 +02:00
01275fb211
shader_recompiler: rename/clean up typed SSA SPIR-V emitter
2026-08-18 03:53:45 +02:00
5970c4ef95
shader_recompiler: remove legacy SPIR-V emitter
2026-08-18 03:53:44 +02:00
e7c8bcb3a4
recompiler: deduplication cleanup
2026-08-18 03:53:44 +02:00
0f3540b1ff
shader: unify stage input metadata
2026-08-18 03:53:44 +02:00
4e343408dc
graphics: size compute LDS from shader state
2026-08-18 03:53:43 +02:00
430de9bd15
graphics: support dynamic indirect image tables
2026-08-18 03:53:43 +02:00
443bbcbf90
graphics: separate scalar address bindings
2026-08-18 03:53:43 +02:00
980d89f739
graphics: support dynamic storage mip writes
2026-08-18 03:53:43 +02:00
5e27a28ab0
shader: fix missing homogeneous semantics
2026-08-18 03:53:42 +02:00
b4809e7170
Fix SPIR-V float control contract (Preserve FP32 Inf and NaN)
2026-08-18 03:53:42 +02:00
b42380ced6
shader_recompiler: add SSA
2026-08-18 03:53:41 +02:00
Mac