ea092a9472
Fix DCC clears through aliased image formats
...
Clear DCC images using the requested view format.
UNORM alpha 0xffff reads as NaN in a FLOAT view.
2026-09-15 07:01:10 +04:00
437e69ef1b
Remove extra DCC tracking
2026-09-14 20:29:20 +04:00
dd408ffd00
Resolve image aliases before buffer uploads
2026-09-14 20:29:20 +04:00
bce8924dd6
Use dynamic stencil state
2026-09-14 20:29:20 +04:00
fe26c1de17
Share SPIR-V module creation
2026-09-14 20:29:20 +04:00
01df42a5f3
Fix DCC clears after metadata writes
2026-09-14 20:29:20 +04:00
968cf3c03f
Use the correct pixel shader wave size
2026-09-14 20:29:20 +04:00
586cbd4a0d
Fix separate stencil test and write values
2026-09-14 20:29:20 +04:00
940e42f130
Share stencil setup for both faces
2026-09-14 20:29:20 +04:00
3f80151a6f
Respect vertex buffer sizes
2026-09-14 20:29:20 +04:00
7e89b97daf
Handle front shader allocation state
2026-09-14 20:29:20 +04:00
d63fb62367
Fix async compute completion interrupts
2026-09-14 20:29:20 +04:00
29e9ea6344
Fix masked stencil replacements
2026-09-14 20:29:20 +04:00
9a74ef15c3
Move stencil checks into op conversion
2026-09-14 20:29:20 +04:00
a9ae04c152
graphics: decode observed FSR setup registers
...
Inspired by https://github.com/KytyPS5/KytyPS5/pull/607
Co-authored-by: BlackCAT <52720489+psnwd@users.noreply.github.com >
2026-09-14 10:30:28 +04:00
5610976720
videoout: map buses to dense port slots before opening
...
Inspired by https://github.com/KytyPS5/KytyPS5/pull/607
Co-authored-by: BlackCAT <52720489+psnwd@users.noreply.github.com >
2026-09-14 10:30:28 +04:00
bbebb6419b
graphics: preserve PS5 array mip contents during cache promotion
...
PPSA05975
2026-09-14 06:58:32 +04:00
87971a28f5
gpu: isolate tessellation analysis and SPIR-V emission
2026-09-14 06:58:32 +04:00
96d62b3367
gpu: reflect tessellation strides from memory address dataflow
2026-09-14 06:58:32 +04:00
7516068662
gpu: compile RDNA2 tessellation through native LS HS and TES stages
2026-09-14 06:58:32 +04:00
6d1ba5870a
renderer: share graphics resource preparation across shader stages
2026-09-14 06:58:32 +04:00
00a16f3120
gpu: retain fused hull shader user-data addresses
2026-09-14 06:58:32 +04:00
a21ffde34e
shader: decode and translate V_FRACT_F16 (VOP1 0x5f) and V_CMPX_LT_U16 (VOPC 0xb9) ( #582 )
...
shader: support V_FRACT_F16 and V_CMPX_LT_U16
Decode compact, SDWA, and VOP3 forms using the existing arithmetic and comparison paths. Preserve EXEC masking and VCC for the integer compare, and reject unsupported DPP encoding.
Add captured-instruction, operand-selection, floating-point edge, and execution-mask regression coverage.
Co-authored-by: nmzik <Nmzik@mail.ru >
2026-09-12 17:21:32 +04:00
1208d22547
Fix Windows Clang SPIR-V serialization with typed operands
2026-09-12 13:08:23 +02:00
3a27f8a76a
build: fix SPIR-V enum word conversions
2026-09-12 15:43:47 +04:00
7bcd43dbee
shader: support S_MUL_HI_I32 (SOP2 0x36) ( #576 )
2026-09-12 14:56:14 +04:00
7c5473400e
config: simplify logging and profiler options. Change to Mailbox
2026-09-12 14:41:34 +04:00
23c8a43e37
Simplify and batch buffer cache downloads
2026-09-12 14:17:00 +04:00
2d37634ee9
shader: construct SPIR-V module variables in one place
2026-09-12 13:42:15 +04:00
e026bfc9a2
shader: let structurization own rollback on failure
2026-09-12 13:42:15 +04:00
5a31de7955
shader: keep derived frontend metadata with its owner
2026-09-12 13:42:15 +04:00
20e57994cf
shader: reuse native emitters and simplify memory dispatch
2026-09-12 13:42:15 +04:00
59ef88c959
shader: generate SPIR-V dispatch and marshal handler arguments
2026-09-12 13:42:15 +04:00
1d1f00bdef
shader: use Khronos definitions and simplify compiler ownership
2026-09-12 13:42:15 +04:00
0cd7682012
Rename texture transfer types and download APIs
2026-09-12 13:40:10 +04:00
25a44371e3
refactor(graphics)
2026-09-12 13:40:10 +04:00
23e7df21b1
graphics: simplify texture upload and component mapping paths
2026-09-10 14:36:15 +04:00
a305a6c1c6
graphics: share packed texture and render-target channel layouts
...
Resolve PS5 5551 textures with alpha in bit 15 and compose host channel order with guest selectors. Share the existing render-target mapping with sampled textures so packed layouts cannot diverge.
Add native GPU readback coverage for 5551 and 4444, arbitrary selectors, constants, and existing 1555 render-target mapping. Verified PPSA24515 through launch.json with Vulkan validation, advancing scenes and over 12,700 guest flips. Independent correctness and cleanliness audits passed.
2026-09-10 14:36:15 +04:00
c3546577b6
shader: implement S_WQM_B32
...
Co-authored-by: Brandon Strong <brandostrong@gmail.com >
2026-09-10 14:11:46 +04:00
c913951f7b
shader: implement RDNA2 subvector loop mask and branch semantics
2026-09-10 14:11:46 +04:00
3902b42096
shader: share direct and conditional branch classification
2026-09-10 14:11:46 +04:00
ae573f941a
graphics: share vertex format mapping and support packed float colors
2026-09-10 14:11:46 +04:00
0b4e78c0b2
graphics: execute DB_RENDER_OVERRIDE depth and stencil copies
2026-09-09 15:26:52 +04:00
57844a07e2
buffer cache: grow stream reserves toward incoming requests
2026-09-09 15:26:52 +04:00
c7b0d77970
loader: port guest fault diagnostics and remove host stack traces
...
Co-authored-by: Ali Almohaya <AliAlmohaya@gmail.com >
2026-09-09 13:55:53 +04:00
1af19eabf0
shader: fix incorrect per-lane VCCZ/EXECZ reads
2026-09-09 13:22:09 +04:00
32ea0869e5
shader: implement S_ORN2_SAVEEXEC_B32
2026-09-09 13:11:48 +04:00
e04007a7c6
shader: implement DS_INC_RTN_U32 and DS_DEC_RTN_U32
2026-09-09 12:56:20 +04:00
679adbfa5e
graphics: fix linear render-target pitch alignment
2026-09-09 02:45:59 +02:00
d285efe3b5
graphics: allow absent programmable restart indices
...
Co-authored-by: Ettore Sartori <85788613+Ekt0re@users.noreply.github.com >
2026-09-08 21:26:59 +04:00
nmzik