f38d738ee2
Honor PS5 texture minimum LOD for streamed mip chains
...
Fix broken ground textures in ASTRO BOT.
Related work: https://github.com/KytyPS5/KytyPS5/pull/558
Co-authored-by: Çağatay Güçlü <33038942+defektu@users.noreply.github.com >
2026-09-16 22:33:19 +04:00
b594f8c834
Bind only exported color targets and preserve MRT slots
...
Related work: https://github.com/KytyPS5/KytyPS5/pull/558
Co-authored-by: Çağatay Güçlü <33038942+defektu@users.noreply.github.com >
2026-09-16 22:33:19 +04:00
bc45aaf604
Track uniform sampler choices across both conditional arms
...
Related work: https://github.com/KytyPS5/KytyPS5/pull/558
Co-authored-by: Çağatay Güçlü <33038942+defektu@users.noreply.github.com >
2026-09-16 22:33:19 +04:00
fb94a819c7
Structure early returns with shared loop continuations
2026-09-16 22:33:19 +04:00
8589731a27
Preserve PS5 mip-tail views and GPU data during image expansion
...
Related work: https://github.com/KytyPS5/KytyPS5/pull/558
Co-authored-by: Çağatay Güçlü <33038942+defektu@users.noreply.github.com >
2026-09-16 22:33:19 +04:00
c1dccd7db1
Skip zero-sized compute dispatches before shader preparation
2026-09-16 22:33:19 +04:00
af3a3f4bf6
Preserve uniform conditional sampler choices in resource plans
...
Related work: https://github.com/KytyPS5/KytyPS5/pull/558
Co-authored-by: Çağatay Güçlü <33038942+defektu@users.noreply.github.com >
2026-09-16 22:33:19 +04:00
349fae00d9
Emulate register-form SSE4a EXTRQ
2026-09-16 22:33:19 +04:00
5b541375a3
shader: implement S_CBRANCH_CDBGSYS opcode
2026-09-16 17:04:48 +04:00
ded6964953
Use native TLS for fiber context across thread migration
2026-09-16 11:22:05 +02:00
71f52f9d90
Simplify fiber ownership and preserve small guest stacks
2026-09-16 08:53:56 +02:00
86e5e01403
Protect Windows guest red zones when emulating VRSQRTPS
2026-09-16 06:52:36 +02:00
7c9148dd47
Support triangle fans in PS5 geometry shaders
...
Keep the fan center across subgroups and reuse the existing index fetch.
2026-09-16 08:42:47 +04:00
957452d6f9
Emulate VRSQRTPS instruction
2026-09-16 08:28:36 +04:00
441367b1a1
Fix pixel shader input aliases
2026-09-15 20:46:51 +04:00
629ae1ac05
Handle Z-pass predication and query waits
2026-09-15 20:15:39 +04:00
0d9e95d96a
Fix centroid interpolation weights
...
PPSA03792
2026-09-15 19:51:30 +04:00
acd7435d31
Support byte destinations in V_MOV_B32
2026-09-15 18:25:20 +04:00
79120d53ec
Handle chained PM4 buffers without recursion
2026-09-15 14:43:15 +04:00
86414760e6
Cull zero homogeneous vertex positions before rasterization
...
Fix Playroom top right artifact on Nvidia by clipping zero-position vertices.
2026-09-15 11:24:05 +04:00
a1fbc41146
Preserve shared scalar loads during embedded vertex fetch replacement
2026-09-15 11:24:05 +04:00
ea092a9472
Fix DCC clears through aliased image formats
...
Clear DCC images using the requested view format.
UNORM alpha 0xffff reads as NaN in a FLOAT view.
2026-09-15 07:01:10 +04:00
437e69ef1b
Remove extra DCC tracking
2026-09-14 20:29:20 +04:00
dd408ffd00
Resolve image aliases before buffer uploads
2026-09-14 20:29:20 +04:00
bce8924dd6
Use dynamic stencil state
2026-09-14 20:29:20 +04:00
01df42a5f3
Fix DCC clears after metadata writes
2026-09-14 20:29:20 +04:00
968cf3c03f
Use the correct pixel shader wave size
2026-09-14 20:29:20 +04:00
586cbd4a0d
Fix separate stencil test and write values
2026-09-14 20:29:20 +04:00
7e89b97daf
Handle front shader allocation state
2026-09-14 20:29:20 +04:00
d63fb62367
Fix async compute completion interrupts
2026-09-14 20:29:20 +04:00
29e9ea6344
Fix masked stencil replacements
2026-09-14 20:29:20 +04:00
bbebb6419b
graphics: preserve PS5 array mip contents during cache promotion
...
PPSA05975
2026-09-14 06:58:32 +04:00
f3c82a317a
kernel: support timed umtx waits through shared address deadlines
...
Co-authored-by: BlackCAT <52720489+psnwd@users.noreply.github.com >
2026-09-14 06:58:32 +04:00
b2fdad9e47
memory: preserve live POSIX mappings during partial unmap
...
Co-authored-by: Ali Almohaya <AliAlmohaya@gmail.com >
2026-09-14 06:58:32 +04:00
87971a28f5
gpu: isolate tessellation analysis and SPIR-V emission
2026-09-14 06:58:32 +04:00
96d62b3367
gpu: reflect tessellation strides from memory address dataflow
2026-09-14 06:58:32 +04:00
7516068662
gpu: compile RDNA2 tessellation through native LS HS and TES stages
2026-09-14 06:58:32 +04:00
a21ffde34e
shader: decode and translate V_FRACT_F16 (VOP1 0x5f) and V_CMPX_LT_U16 (VOPC 0xb9) ( #582 )
...
shader: support V_FRACT_F16 and V_CMPX_LT_U16
Decode compact, SDWA, and VOP3 forms using the existing arithmetic and comparison paths. Preserve EXEC masking and VCC for the integer compare, and reject unsupported DPP encoding.
Add captured-instruction, operand-selection, floating-point edge, and execution-mask regression coverage.
Co-authored-by: nmzik <Nmzik@mail.ru >
2026-09-12 17:21:32 +04:00
1208d22547
Fix Windows Clang SPIR-V serialization with typed operands
2026-09-12 13:08:23 +02:00
7bcd43dbee
shader: support S_MUL_HI_I32 (SOP2 0x36) ( #576 )
2026-09-12 14:56:14 +04:00
7c5473400e
config: simplify logging and profiler options. Change to Mailbox
2026-09-12 14:41:34 +04:00
23c8a43e37
Simplify and batch buffer cache downloads
2026-09-12 14:17:00 +04:00
e026bfc9a2
shader: let structurization own rollback on failure
2026-09-12 13:42:15 +04:00
20e57994cf
shader: reuse native emitters and simplify memory dispatch
2026-09-12 13:42:15 +04:00
59ef88c959
shader: generate SPIR-V dispatch and marshal handler arguments
2026-09-12 13:42:15 +04:00
1d1f00bdef
shader: use Khronos definitions and simplify compiler ownership
2026-09-12 13:42:15 +04:00
73363f1272
memory: remove per-page host protection bookkeeping
2026-09-12 13:40:10 +04:00
0cd7682012
Rename texture transfer types and download APIs
2026-09-12 13:40:10 +04:00
25a44371e3
refactor(graphics)
2026-09-12 13:40:10 +04:00
d2fa86579b
kernel: share directory streams across seeks and reads
2026-09-10 14:36:15 +04:00
nmzik