78adb9293d
shader: give A16 1D and late 3D gradients their own address VGPRs
...
Co-authored-by: shadowbeat070 <70843316+shadowbeat070@users.noreply.github.com >
2026-10-27 04:23:01 +01:00
0a72641678
shader: evaluate saturating float-to-signed conversions in runtime descriptor values
2026-10-27 04:23:01 +01:00
99f4eba223
shader: read bit-scan records only at ranks their mask buffer words set
2026-10-27 04:23:01 +01:00
04bfd9070c
shader: give an A16 bias its own address VGPR
...
Co-authored-by: shadowbeat070 <70843316+shadowbeat070@users.noreply.github.com >
2026-10-27 04:23:01 +01:00
ffa3992c1a
shader: decode every PS5 image_gather4 encoding
...
Co-authored-by: shadowbeat070 <70843316+shadowbeat070@users.noreply.github.com >
2026-10-27 04:23:00 +01:00
1b70938052
agc: emit async memory semaphores and execute them in the CP
2026-10-27 04:23:00 +01:00
914a3bb4b8
shader: enumerate set ranks of eight-word light bitmaps
2026-10-27 04:23:00 +01:00
ffb6ad6cab
shader: bound selected-lane record indices by guarded shared append lists
2026-10-27 04:23:00 +01:00
ff5d16eefc
tests: expect an inclusive child limit to bound one more record
2026-10-27 04:23:00 +01:00
d118afbeae
tests: expect scalar selector records past the V# to read zero
2026-10-27 04:23:00 +01:00
a3ac6d0d32
shader: bound table keys by an inclusive guard with a constant limit
2026-10-27 04:23:00 +01:00
f297c0bfe1
shader: bound bit-scan record keys and drop the key a guard rules out
2026-10-27 04:23:00 +01:00
20bb268a48
shader: bound raw image table keys by a signed clamp on the key or a sibling read
2026-10-27 04:23:00 +01:00
d3768c00e9
shader: accept indirect image rows whose type reads the leading sample coordinates
2026-10-27 04:23:00 +01:00
dfcf1c0b03
shader: bound waterfall image table keys converted from clamped float arithmetic
2026-10-27 04:23:00 +01:00
de3ed905c8
shader: track image table keys divided from a runtime base plus the workgroup ID
2026-10-27 04:23:00 +01:00
0a140911ad
kernel: default flexible memory to 448 MiB and charge loaded modules' segments to it
2026-10-27 04:23:00 +01:00
2483573651
shader: mask V_MAD_U64_U32 carry-out bits of lanes outside EXEC
2026-10-27 04:23:00 +01:00
986721f5bc
shader: decode FLAT, GLOBAL and SCRATCH D16 high-half loads ( #1924 )
...
FLAT-family opcode 0x25 (FLAT/GLOBAL/SCRATCH_LOAD_SHORT_D16_HI) loads an
unsigned halfword into bits [31:16] of the destination and keeps bits [15:0].
Decode it beside the low-half variant and let it select the high half of the
existing partial destination write, so FLAT_LOAD needs no new path.
Ghost of Yotei CS 0x79b0066f0cd1f3cd stopped at
global_load_short_d16_hi v16, v18, s[0:1] offset:196 (0xdc9480c4 0x10000012).
2026-10-26 22:34:54 +01:00
f90a8b1589
graphics: decode register clears of RGBA16 UNORM, UINT and SINT and RG32 UINT and SINT targets
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
Co-authored-by: Jetsku <59046009+Jetsku@users.noreply.github.com >
2026-10-26 07:43:11 +01:00
17a0f53d39
graphics: resolve MSAA color into the level and layer the texture cache placed each target at
...
Co-authored-by: usa-ratt <188116257+usa-ratt@users.noreply.github.com >
2026-10-26 07:43:11 +01:00
943bc19f46
shader: leave the start instance out of mesh and NGG instance ID VGPRs
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 07:43:11 +01:00
5429888d4c
shader: keep pixel helper lanes out of the EXEC and VCC words
2026-10-26 07:43:11 +01:00
025d1f7edf
shader: decode the SHARED_LIMIT and PRIVATE_LIMIT inline constants
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 06:35:17 +01:00
3c62269751
ci: build Windows with Visual Studio 2026 on windows-2025
2026-10-26 05:40:00 +01:00
ceb154d9e4
shader: acquire stored buffers and images at S_BARRIER
2026-10-26 05:32:02 +01:00
26ca609236
shader: type pixel outputs of UINT and SINT render targets as integer vectors
...
Co-authored-by: Ali Almohaya <AliAlmohaya@gmail.com >
Co-authored-by: Mac <me@itsmemac.com >
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 05:32:02 +01:00
4ebae87a1b
shader: apply the LOD clamp of image_sample _cl variants
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 05:32:02 +01:00
b4209dde1b
graphics: write the subdraw index of multi-draw indirect packets
...
Co-authored-by: Ali Almohaya <AliAlmohaya@gmail.com >
2026-10-26 05:32:02 +01:00
72d7da7266
texture_cache: view BC images for raw reads of their layers instead of evicting them
2026-10-26 05:32:02 +01:00
ce5e57aa36
shader: fold complementary masks so wave reductions see full EXEC
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
Co-authored-by: Mac <me@itsmemac.com >
2026-10-26 05:32:02 +01:00
6357740fa1
shader: lower wave32 whole-wave UMin and UMax reductions to subgroup reductions
...
Co-authored-by: Senaxx <michelbeld@gmail.com >
Co-authored-by: Mac <me@itsmemac.com >
2026-10-26 05:32:02 +01:00
be1c84f4d7
graphics: shorten the mesh draw skip warning
2026-10-26 05:32:02 +01:00
560756f34c
graphics: skip draws of mesh shaders that exceed host mesh limits
2026-10-26 05:32:02 +01:00
52c80be266
savedata: stop logging empty sceSaveDataGetEventResult polls
...
Co-authored-by: Mac <me@itsmemac.com >
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 05:32:02 +01:00
22a9392d23
savedata: implement sceSaveDataConvert's synchronous checks
...
Co-authored-by: Mac <me@itsmemac.com >
Co-authored-by: Senaxx <michelbeld@gmail.com >
2026-10-26 05:32:02 +01:00
95bbc9c65d
graphics: hold image heap descriptors whose address another extent pins
2026-10-26 05:32:02 +01:00
c5f7644751
audio: stub sceAcmBatchJobPriority
2026-10-26 05:32:02 +01:00
4db225008b
graphics: resize image heap tables in place when their descriptor size changes
2026-10-26 05:32:02 +01:00
dc3bd68dee
gpu: bound null storage bindings to zero bytes
2026-10-26 05:32:02 +01:00
c1dfb309a1
graphics: drop image heap table snapshots superseded at the same base
2026-10-26 05:32:02 +01:00
ba7f9969ef
shader: bound storage buffers by pushed binding sizes instead of OpArrayLength
2026-10-26 05:32:02 +01:00
7524e8f79e
shader: count one SGPR for lane reads and wave32 lane masks in call targets
...
Co-authored-by: Ali Almohaya <AliAlmohaya@gmail.com >
Co-authored-by: Senaxx <michelbeld@gmail.com >
Co-authored-by: Mac <me@itsmemac.com >
2026-10-26 05:32:02 +01:00
153dadd0b3
shader: emit 16-bit packs with a zero high lane as a mask
2026-10-26 05:32:02 +01:00
463a096249
graphics: unwatch image heap pages on writes next to a table
2026-10-26 05:32:02 +01:00
597137e8b1
vulkan: enable VK_EXT_extended_dynamic_state when available ( #1906 )
2026-10-26 02:08:43 +01:00
b2c9ec7609
renderer: decode R8, R8G8 and R16_UINT color register clears ( #1893 )
...
DecodePackedColorClear had no case for R8_UNORM/UINT, R8G8_UNORM/UINT and
R16_UINT, so a CMASK fast clear of such a render target was dropped and the
target kept its old contents. UFC 6 (PPSA23566) fast-clears an R8_UINT
region map this way every frame and then writes only part of it; a capture
showed the map never cleared. DWORD fills of these formats are decoded only
when every pixel in the word holds the same value.
Co-authored-by: 4wgycvn84p-afk <346802885+4wgycvn84p-afk@users.noreply.github.com >
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com >
2026-10-25 18:47:45 +01:00
99044c7c49
libs: provide NpEntitlementAccessPft state query used by FC27 ( #1897 )
...
Co-authored-by: Andre Michi <herrmirto@proton.me >
2026-10-25 18:38:26 +01:00
83f8bfd3c9
pipeline: print a console message before the shader cache warm-up
2026-10-25 02:20:44 +02:00
dd5bc26c64
pipeline: write the shader store on a background thread
2026-10-25 02:20:44 +02:00
nmzik